Abstract. We give a rigorous and self-contained survey of the abelian sandpile model and rotor-router model on finite directed graphs, highlighting the connections between them. We present several intriguing open problems.
Introduction
The abelian sandpile and rotor-router models were discovered several times by researchers in different communities operating independently. The abelian sandpile model was invented by Dhar [Dha90] as a test-bed for the concept of self-organized criticality introduced in [BTW87] . Related ideas were explored earlier by Engel [Eng75, Eng76] in the form of a pedagogical tool (the "probabilistic abacus"), by Spencer [Spe87, , and by Lorenzini [Lor89, Lor91] in connection with arithmetic geometry. The rotor-router model was first introduced by Priezzhev et al. [PDDK96] (under the name "Eulerian walkers model") in connection with self-organized criticality. It was rediscovered several times: by Rabani, Sinclair and Wanka [RSW98] as an approach to load-balancing in multiprocessor systems, by Propp [Pro01] as a way to derandomize models such as internal diffusion-limited aggregation (IDLA) [DF91, LBG92] , and by Dumitriu, Tetali, and Winkler as part of their analysis of a graph-based game [DTW03] . Articles on the chip-firing game in the mathematical literature include [Big99, Big97, BLS91, BL92] . Those on the rotor-router model include [Lev02, LP05, HP08, LP07a, LP07b] . Below we briefly describe the two models, deferring the formal definitions to later sections.
The abelian sandpile model on a directed graph G, also called the chip-firing game, starts with a collection of chips at each vertex of G. If a vertex v has at least as many chips as outgoing edges, it can fire, sending one chip along each outgoing edge to a neighboring vertex. After firing a sequence of vertices in turn, the process stops when each vertex with positive out-degree has fewer chips than out-going edges. The order of firings does not affect the final configuration, a fact we shall discuss in more detail in Section 2.
To define the rotor-router model on a directed graph G, for each vertex of G, fix a cyclic ordering of the outgoing edges. To each vertex v we associate a rotor ρ(v) chosen from among the outgoing edges from v. A chip performs a walk on G according to the rotor-router rule: if the chip is at v, we first increment the rotor ρ(v) to its successor e = (v, w) in the cyclic ordering of outgoing edges from v, and then route the chip along e to w. If the chip ever reaches a sink, i.e. a vertex of G with no outgoing edges, the chip will stop there; otherwise, the chip continues walking forever.
A common generalization of the rotor-router and chip-firing models, the height arrow model, was proposed in [PDDK96] and studied in [DR04] .
We develop the basic theory of the abelian sandpile model in section 2 and define the main algebraic object associated with it, the sandpile group of G [Dha90] (also called the "critical group" by some authors, e.g. [Big99, Wag00] ). Furthermore, we establish the basic results about recurrent chip configurations, which play an important role in the theory. In Section 3 we define a notion of recurrent configurations for the rotor-router model on directed graphs and give a characterization for them in terms of oriented spanning trees of G. The sandpile group acts naturally on recurrent rotor configurations, and this action is both transitive and free. We deduce appealing proofs of two basic results of algebraic graph theory, namely the Matrix-Tree Theorem [Sta99, 5.6 .8] and the enumeration of Eulerian tours in terms of oriented spanning trees [Sta99, Cor. 5.6.7] . We also derive a family of bijections between the recurrent chip configurations of G and the recurrent rotor configurations of G. Such bijections have been constructed before, for example in [BW97] ; however, our presentation differs significantly from the previous ones. Section 4 establishes stronger results for both models on Eulerian digraphs and undirected graphs. In Section 5 we present an alternative view of the rotorrouter model in terms of "cycle-popping," borrowing an idea from Wilson's work on loop-erased random walk; see [PW98] . We conclude in Section 6 by presenting some open questions.
Chip-Firing
In a finite directed graph (digraph) G = (V, E), a directed edge e ∈ E points from the vertex tail(e) to the vertex head(e). We allow self-loops (head(e) = tail(e)) as well as multiple edges (head(e) = head(e ′ ) and tail(e) = tail(e ′ )) in G. The out-degree outdeg(v) of a vertex v (also denoted by d v ) is the number of edges e with tail(e) = v, and the in-degree indeg(v) of v is the number of edges e with head(e) = v. A vertex is a sink if its out-degree is zero. A global sink is a sink s such that from every other vertex there is a directed path leading to s. Note that if there is a global sink, then it is the unique sink.
If G has the same number of edges from v to w as from w to v for all vertices v = w then we call G bidirected. In particular, a bidirected graph is obtained by replacing each edge of an undirected graph with a pair of directed edges, one in each direction.
Label the vertices of G as v 1 , v 2 , . . . , v n . The adjacency matrix A of G is the n × n matrix whose (i, j)-entry is the number of edges from v i to v j , which we denote by a vi,vj or a ij . The (graph) Laplacian of G is the n × n matrix ∆ = D − A, where D is the diagonal matrix whose (i, i)-entry is the out-degree of v i . That is,
Note that the entries in each row of ∆ sum to zero. If the vertex v i is a sink, then the i th row of ∆ is zero. A chip configuration σ on G, also called a sandpile on G, is a vector of nonnegative integers indexed by the non-sink vertices of G, where σ(v) represents the number of chips at vertex v. A chip configuration σ is stable if σ(v) < d v for every non-sink vertex v. We call a vertex v active in σ if v is not a sink and σ(v) ≥ d v . An active vertex v can fire, resulting in a new chip configuration σ ′ obtained by moving one chip along each of the d v edges emanating from v; that is, σ ′ (w) = σ(w) + a vw for all w = v and σ ′ (v) = σ(v) − d v + a vv . We call the configuration σ ′ a successor of σ. By performing a sequence of firings, we may eventually arrive at a stable chip configuration, or we might continue firing forever, as the following examples show.
Example 2.1. Consider the complete directed graph on three vertices (without selfloops). Then placing three chips at a vertex gives a configuration that stabilizes in one move, while placing four chips at a vertex gives a configuration that never stabilizes (see Figure 1 ).
It might appear that the choice of the order in which we fire vertices could affect the long-term behavior of the system; however, this is not the case, as the following lemma shows (and Figure 2 illustrates).
Lemma 2.2 ([Dha90],[DF91]
). Let G be any digraph, let σ 0 , σ 1 , . . . , σ n be a sequence of chip configurations on G, each of which is a successor of the one before, and let σ Proof. Part 2 is an immediate corollary of part 1, which we now prove. If part 1 fails, then consider a counterexample with m+n minimal. Let v i be the vertex that fires when σ i−1 becomes σ i , and v ′ i be the vertex that fires when σ
1 must be fired at some stage (say the i th ) in the sequence of configurations σ 0 , . . . , σ n , since σ n is stable; say
. . , v n is a permissible firing sequence that turns σ 0 into σ n with the same number of firings at each site as the unpermuted sequence. The firing sequences v 1 , . . . , v i−1 , v i+1 , . . . , v n and v Definition 2.3. Starting from a configuration σ, Lemma 2.2 shows that there is at most one stable configuration that can be reached by a finite sequence of firings (and that if such a configuration exists, then no infinite sequence of firings is possible). If such a stable configuration exists we denote it σ
• and call it the stabilization of σ.
Thus far, the presence or absence of sinks was irrelevant for our claims. For the rest of this section, we assume that the digraph G has a global sink s.
Lemma 2.4. If digraph G has a global sink, then every chip configuration on G stabilizes.
Proof. Let N be the number of chips in the configuration. Given a vertex v of G, let v 0 , v 1 , . . . , v r−1 , v r be a directed path from v 0 = v to v r = s. Every time v r−1 fires, it sends a chip to the sink which remains there forever. Thus v r−1 can fire at most N times. Every time v r−2 fires, it sends a chip to v r−1 , and d vr−1 such chips will cause v r−1 to fire once, so v r−2 fires at most d vr−1 N times. Iterating backward along the path, we see that v fires at most d v1 · · · d vr−1 N times. Thus each vertex can fire only finitely many times, so by Lemma 2.2 the configuration stabilizes.
We remark that when G is connected and the sink is the only vertex with in-degree exceeding its out-degree, the bound one gets from the above argument on the total number of firings is far from optimal; see Theorem 4.8 for a better bound.
Define the chip addition operator E v as the map on chip configurations that adds a single chip at vertex v and then lets the system stabilize. In symbols,
• where 1 v is the configuration consisting of a single chip at v.
Lemma 2.5. On any digraph with a global sink, the chip addition operators commute.
Proof. Given a chip configuration σ and two vertices v and w, whatever vertices are active in σ + 1 v are also active in configuration σ ′ = σ + 1 v + 1 w . Applying to σ ′ a sequence of firings that stabilizes σ + 1 v , we obtain the configuration E v σ + 1 w . Stabilizing this latter configuration yields E w E v σ. Thus E w E v σ is a stabilization of σ ′ . Interchanging the roles of v and w, the configuration E v E w σ is also a stabilization of σ ′ . From Lemma 2.2 we conclude that
Lemma 2.5 is called the abelian property; it justifies Dhar's coinage "abelian sandpile model". From the above proof we also deduce the following.
Corollary 2.6. Applying a sequence of chip addition operators to σ yields the same result as adding all the associated chips simultaneously and then stabilizing.
Let G be a digraph on n vertices with global sink s. The reduced Laplacian ∆ ′ of G is obtained by deleting from the Laplacian matrix ∆ the row and column corresponding to the sink. Note that firing a non-sink vertex v transforms a chip configuration σ into the configuration σ − ∆ ′ v , where ∆ ′ v is the row of the reduced Laplacian corresponding to v. Since we want to view the configurations before and after firing as equivalent, we are led to consider the group quotient Z n−1 /H, where
Definition 2.7. Let G be a digraph on n vertices with global sink s. The sandpile group of G is the group quotient
The connection between the sandpile group and the dynamics of sandpiles on G is made explicit in Corollary 2.16. For the graph in Figure 3 , the sandpile group is the cyclic group of order 3. The group structure of S(G) when G is a tree is investigated in [Lev07] .
Lemma 2.8. The order of S(G) is the determinant of the reduced Laplacian ∆ ′ (G).
Proof. The order of S(G) equals the index of the lattice H = Z n−1 ∆ ′ in Z n−1 , and, recalling that the volume of a parallelepiped is the determinant of the matrix formed from its edge-vectors, we deduce that this in turn equals the determinant of ∆ ′ .
Lemma 2.9. Let G be a digraph with a global sink. Every equivalence class of Z n−1 modulo ∆ ′ (G) contains at least one stable chip configuration of G.
Proof. Let δ be the configuration given by δ(v) = d v for all v, and let δ • be its stabilization. Then δ
• is a positive vector equivalent to the zero configuration. Given any α ∈ Z n−1 , let m denote the minimum of all the coordinates of α together with 0 (so that m ≤ 0). Then the vector
is nonnegative and equivalent to α. Hence β • is a stable chip configuration in the same equivalence class as α.
Example 2.10. An equivalence class may contain more than one stable chip configuration. For example, consider the complete directed graph on three vertices, with one of the vertices made into a sink by deletion of its two outgoing edges (see Figure 3) . It is easy to see that there are two stable configurations in the equivalence class of the identity: the configuration in which each of the two non-sink vertices has 0 chips and the configuration in which each of the two vertices has 1 chip. It might seem natural that, if either of these two configurations is to be preferred as a representative of the identity element in the sandpile group, it should be the former. However, this instinct is misleading, as we now explain. Definition 2.11. A chip configuration σ is accessible if from any other chip configuration it is possible to obtain σ by a combination of adding chips and selectively firing active vertices. A chip configuration that is both stable and accessible is called recurrent.
Remark 2.12. There are several definitions of "recurrent" that are used in the literature. Lemma 2.17 below shows that these definitions (including the one above) are equivalent for any digraph with a global sink. We will see shortly (in Lemmas 2.13 and 2.15) that each equivalence class in Z n−1 /Z n−1 ∆ ′ contains a unique recurrent chip configuration. It is customary to represent each element of the sandpile group by its unique recurrent element. In Example 2.10 the all-1 configuration is accessible, but the all-0 configuration is not. Therefore the all-1 configuration is taken as the canonical representative of the identity. (However, in the context of cluster-firing and superstabilization as described in Definition 4.3 and Lemma 4.6, the all-0 configuration will be the preferred representative.) Lemma 2.13. Let G be a digraph with a global sink. Every equivalence class of Z n−1 modulo ∆ ′ (G) contains at least one recurrent chip configuration of G.
Proof. Given α ∈ Z n−1 , let m denote the minimum of all the coordinates of α together with 0, so that m ≤ 0. Write d max for the maximum out-degree of a vertex in G. Then α is equivalent to the configuration
with δ as in the proof of Lemma 2.9. Since δ − δ • has all entries positive, we have
(Inequalities between two vectors or between a vector and a scalar are interpreted componentwise.) In particular, β is accessible, since any chip configuration can first be stabilized, so that each vertex has fewer than d max chips, and then supplemented with extra chips to obtain β. Therefore any configuration obtained from β by firing is also accessible. In particular the stabilization β
• is thus recurrent and equivalent to α.
Next we will show that every equivalence class modulo ∆ ′ contains at most one recurrent configuration, making use of the following lemma.
Lemma 2.14. Let ǫ = (2δ) − (2δ)
• , where δ is given by
Proof. If σ is recurrent then it is accessible, so it can be reached from δ by adding some (non-negative) configuration ζ and selectively firing. But since σ is also stable this implies that (ζ + δ) • = σ. Consider the configuration
Since ǫ ≥ 0, we may start from γ and fire a sequence of vertices that stabilizes ζ + δ, to obtain the configuration σ + ǫ. On the other hand, since δ − (2δ)
• ≥ 0 we may start from γ and fire a sequence of vertices that stabilizes 2δ, to obtain the configuration (2δ)
• + ζ + δ − (2δ) • = ζ + δ, which in turn stabilizes to σ. By Lemma 2.2 it follows that (σ + ǫ)
Lemma 2.15. Let G be a digraph with a global sink. Every equivalence class of Z n−1 modulo ∆ ′ (G) contains at most one recurrent chip configuration of G.
Proof. Let σ 1 and σ 2 be recurrent and equivalent mod ∆ ′ . Label the non-sink vertices v 1 , . . . , v n−1 . Then σ 1 = σ 2 + i∈J c i ∆ ′ i , where the c i are nonzero constants, ∆ ′ i is the row of the reduced Laplacian ∆ ′ corresponding to v i , and the index i runs over some subset J of the integers 1, . . . , n − 1. Write J = J − ∪ J + , where J − = {i : c i < 0} and J + = {i : c i > 0}, and let
Let ǫ denote the everywhere-positive chip configuration defined in Lemma 2.14. Take k large enough so that
Starting from σ ′ , we may fire each vertex v i for i ∈ J − a total of −c i times, and each of the intermediate configurations is a valid chip configuration because all the entries are nonnegative. The resulting configuration σ 1 + kǫ then stabilizes to σ 1 by Lemma 2.14. Likewise, starting from σ ′ we may fire each vertex v i for i ∈ J + a total of c i times to obtain σ 2 + kǫ, which stabilizes to σ 2 . By Lemma 2.2 it follows that σ 1 = σ 2 .
Corollary 2.16. Let G be a digraph with a global sink. The set of all recurrent chip configurations on G is an abelian group under the operation (σ, σ ′ ) → (σ + σ ′ )
• , and it is isomorphic via the inclusion map to the sandpile group S(G).
Proof. Immediate from Lemmas 2.13 and 2.15.
In view of this isomorphism, we will henceforth use the term "sandpile group" to refer to the group of recurrent configurations.
It is of interest to consider the identity element I of the sandpile group, i.e. the unique recurrent configuration equivalent to the all-0 configuration. Here is one method to compute I. Let σ be the configuration 2δ − 2. (Arithmetic combinations of vectors and scalars are to interpreted componentwise.) Since σ
• is equivalent to 0, the identity element is given by I = (σ − σ • )
• . Figure 4 shows identity elements for the L×L square grid with "wired boundary," for several values of L. (To be more precise, the graph G is obtained by replacing each edge of the undirected square grid with a pair of directed edges, and adjoining a sink vertex s along with two edges from each of the four corner vertices to s and one edge from each of the other boundary vertices to s.) The identity element of this graph was studied by Le Borgne and Rossin [BR02] , but most basic properties of this configuration, such as the existence of the large square in the center, remain unproved. shows another example, the identity element for the 100 × 100 directed torus. (That is, for each vertex (i, j) ∈ Z/100Z × Z/100Z, there are directed edges from (i, j) to (i + 1 mod 100, j) and to (i, j + 1 mod 100), and we make (0, 0) (the lower-left vertex) into a sink by deleting its two outgoing edges.) Figure 5 . The identity element of the sandpile group of the 100 × 100 directed torus (left) and the 500 × 500 directed torus (right). The color scheme is as follows: white=0 chips, black=1 chip, and the sink, which is at the lower-left corner, is shown in red. Figure 6 shows a third example, the identity element for a disk-shaped region of Z 2 with wired boundary. Examples of identity elements for graphs formed from portions of lattices other than the square grid can be found in [LKG90] . Figure 6 . The identity element of the sandpile group of diskshaped regions of diameter 100 (left), 512 (middle), and 521 (right). The color scheme is as follows: orange=0 chips, red=1 chip, green=2 chips, and blue=3 chips.
Also of interest is the inverse of a recurrent chip configuration σ (that is, the recurrent chip configurationσ such that (σ +σ)
• = I). One way to compute the inverse is viaσ = (ζ − ζ
• − σ)
• , where ζ is any chip configuration satisfying ζ ≥ 3δ − 3. (Here ζ − ζ
• − σ is accessible, since it has at least d v − 1 chips at each vertex v.)
Given two chip configurations σ and ζ, we say that σ is reachable from ζ (via excitation-relaxation operations) if there exists a configuration β such that σ = (ζ+β)
• . Note that this implies that σ is stable. A digraph is strongly connected if for any two distinct vertices v, w there are directed paths from v to w and from w to v. We write G s for the graph obtained from G by deleting the vertex s along with all edges incident to s.
Lemma 2.17. Let G be a digraph with a global sink s, and let σ be a chip configuration on G. The following are equivalent.
(1) σ is recurrent; that is, σ is reachable from any configuration ζ.
(2) If ζ is any configuration reachable from σ, then σ is reachable from ζ. (3) σ is reachable from any configuration of the form E v σ, where v is a non-sink vertex of G.
Proof. Since trivially (1) ⇒ (2) ⇒ (3) ⇒ (4), it suffices to show (4) ⇒ (1). If (4) holds, there is a chip configuration α such that (σ + α) • = σ and α is nonzero on at least one vertex of each strongly connected component of G.
There exists a positive integer k such that selective firing from kα results in a chip configuration β with at least one chip at each vertex. Moreover, (σ + β)
• = σ. Now let ζ be any chip configuration. Since β has at least one chip at each vertex, we have ζ ≤ σ + ℓβ for some integer ℓ. Thus we may add chips to ζ and then stabilize to obtain the configuration (σ + ℓβ)
• = σ. Hence σ is recurrent.
We also note that, for a digraph G with a global sink, the sandpile group is isomorphic to the additive group of harmonic functions modulo 1 on G that vanish on the sink [Sol99] . A function f :
For the graph in Figure 3 , the three harmonic functions are
We conclude this section by pointing out a link between the sandpile group and spanning trees. By Lemma 2.8 the order of the sandpile group of G equals the determinant of the reduced Laplacian ∆ ′ of G. By the matrix-tree theorem [Sta99, 5.6.8], this determinant equals the number of oriented spanning trees of G rooted at the sink (that is, acyclic subgraphs of G in which every non-sink vertex has out-degree 1). Various bijections have been given for this correspondence; see, for example, [BW97] . In Section 3 we will use the rotor-router model to describe a particularly natural bijection, and deduce the matrix-tree theorem as a corollary.
Rotor-Routing
Chip-firing is a way of routing chips through a directed graph G in such a fashion that the chips emitted by any vertex v travel in equal numbers along each of the outgoing edges. In order to ensure this equality, however, chips must wait at a vertex v until sufficiently many additional chips have arrived to render v active. Rotor-routing is an alternative approach to distributing chips through G which dispenses with this waiting step. Since we cannot ensure exact equality without waiting, we settle for the condition that the chips emitted by any vertex v travel in nearly equal numbers along each of the edges emanating from v. We ensure that this near-equality holds by using a rotor mechanism to decide where each successive chip emitted from a vertex v should be routed.
Given a directed graph G, fix for each vertex v a cyclic ordering of the edges emanating from v. For an edge e with tail v we denote by e + the next edge after e in the prescribed cyclic ordering of the edges emanating from v.
Definition 3.1. A rotor configuration is a function ρ that assigns to each non-sink vertex v of G an edge ρ(v) emanating from v. If there is a chip at a non-sink vertex v of G, routing the chip at v (for one step) consists of updating the rotor configuration so that ρ(v) is replaced with ρ(v) + , and then moving the chip to the head of ρ(v) + . A single-chip-and-rotor state is a pair consisting of a vertex w (which represents the location of the chip) and a rotor configuration ρ. The rotorrouter operation is the map that sends a single-chip-and-rotor state (w, ρ) (where w is not a sink) to the state (w + , ρ + ) obtained by routing the chip at w for one step. (See Figure 7 for examples of the rotor-router operation.)
As we will see, there is an important link between chip-firing and rotorrouting. A hint at this link comes from a straightforward count of configurations. Recall that a stable chip configuration is a way of assigning some number of chips between 0 and d v − 1 to each non-sink vertex v of G. Thus, the number of stable configurations is exactly v d v , where the product runs over all non-sink vertices. This is also the number of rotor configurations on G. Other connections become apparent when one explores the appropriate notion of recurrent states for the rotor-router model. We will treat two cases separately: digraphs with no sink, and digraphs with a global sink (Lemma 3.6 applies to both settings).
Definition 3.2. Let G be a sink-free digraph, i.e. one in which each vertex has at least one outgoing edge. Starting from the state (w, ρ), if iterating the rotor-router operation eventually leads back to (w, ρ) we say that (w, ρ) is recurrent; otherwise, it is transient.
Our first goal is to give a combinatorial characterization of the recurrent states, Theorem 3.8. We define a unicycle to be a single-chip-and-rotor state (w, ρ) for which the set of edges {ρ(v)} contains a unique directed cycle, and w lies on this cycle. (Equivalently, ρ is a connected functional digraph, and w is a vertex on the unique cycle in ρ.) The following lemma shows that the rotor-router operation takes unicycles to unicycles. Lemma 3.3. Let G be a sink-free digraph. If (w, ρ) is a unicycle on G, then (w + , ρ + ) is also a unicycle.
Proof. Since (w, ρ) is a unicycle, the set of edges {ρ(v)} v =w = {ρ + (v)} v =w contains no directed cycles. The set of edges {ρ + (v)} forms a subgraph of G in which every vertex has out-degree one, so it contains a directed cycle. Since any such cycle must contain the edge ρ + (w) = ρ(w) + , this cycle is unique, and w + lies on it.
Lemma 3.4. Let G be a sink-free digraph. The rotor-router operation is a permutation on the set of unicycles of G.
Proof. Since the set of unicycles is finite, by Lemma 3.3 it is enough to show surjectivity. Given a unicycle U = (w, ρ), let U − = (w − , ρ − ) be the state obtained by moving the chip from w to its predecessor w − in the unique cycle through w, and replacing the rotor at w − with its predecessor in the cyclic ordering of outgoing edges from w − . Then the rotor-router operation applied to U − yields U . It remains to show that U − is a unicycle; for this it suffices to show that every directed cycle in ρ − passes through w − . Suppose that there is a directed cycle of rotors in ρ − which avoids w − . Since ρ − agrees with ρ except at w − , this same directed occurs within ρ and avoids w − , a contradiction since w − is on ρ's unique cycle.
In Lemma 3.7, below, we show that the converse holds when G is strongly connected. We will need the following lemma, which is analogous to Lemma 2.4 for the abelian sandpile. A vertex w is globally reachable if for each other vertex v there is a directed path from v to w. Lemma 3.6. Let G be a digraph with a globally reachable vertex w. For any starting vertex and rotor configuration, iterating the rotor-router operation a suitable number of times yields a state in which the chip is at w.
Proof. Since w is globally reachable, either G is sink-free or w is the unique sink. Thus either we can iterate the rotor-router operation indefinitely, or the chip eventually visits w. In the former case, since G is finite, the chip visits some vertex v infinitely often. But if x is a vertex that is visited infinitely often and there is an edge from x to y, then y is also visited infinitely often. Inducting along a path from v to w, we conclude that the chip eventually visits w.
Lemma 3.7. Let G be a strongly connected digraph. If (w, ρ) is a recurrent singlechip-and-rotor state on G, then it is a unicycle.
Proof. Since G is strongly connected, every vertex is globally reachable. Hence by Lemma 3.6, if we start from any initial state and iterate the rotor-router rule sufficiently many times, the chip visits every vertex of G.
Suppose (w, ρ) is a recurrent state. Once every vertex has been visited and we return to the state (w, ρ), suppose the rotors at vertices v 1 . . . , v k form a directed cycle. If w does not lie on this cycle, then for each i, the last time the chip was at v i it moved to v i+1 , and hence the edge from v i to v i+1 was traversed more recently than the edge from v i−1 to v i . Carrying this argument around the cycle leads to a contradiction. Thus, every directed cycle in the rotor configuration must pass through w. But now if we start from w and follow the rotors, the first vertex we revisit must be w. Hence (w, ρ) is a unicycle.
Combining Corollary 3.5 and Lemma 3.7, we have proved the following.
Theorem 3.8. Let G be a strongly connected digraph. Then (w, ρ) is a recurrent single-chip-and-rotor state on G if and only if it is a unicycle.
Next we consider the case when G is a digraph with a global sink. Note that we cannot apply the rotor-router operation to states in which the chip is at the sink. We call these absorbing states. For any starting state, if we iterate the rotorrouter operation sufficiently many times, the chip must eventually arrive at the sink by Lemma 3.6.
A chip-and-rotor state is a pair τ = (σ, ρ) consisting of a chip configuration σ and rotor configuration ρ on G. A non-sink vertex is active in τ if it has at least one chip. If v is active, then firing v results in a new chip-and-rotor state given by replacing the rotor ρ(v) with ρ(v) + and moving a single chip from v to the head of ρ(v) + (and removing the chip if ρ(v) + is a sink). We say that τ ′ is a successor of τ if it is obtained from τ by firing an active vertex. We say that τ is stable if no vertex can fire, i.e., all chips have moved to a sink and disappeared. The rotor-router operation has the following abelian property analogous to Lemma 2.2.
Lemma 3.9. Let G be a digraph with a global sink. Let τ 0 , τ 1 , . . . , τ n be a sequence of chip-and-rotor states of G, each of which is a successor of the one before. If τ 0 , τ ′ 1 , . . . , τ ′ m is another such sequence, and τ n is stable, then m ≤ n. If in addition τ ′ m is stable, then m = n and τ n = τ ′ n , and for each vertex w, the number of times w fires is the same for both histories.
Proof. Let
. . , until it is fired. Since τ n is stable, it follows that v j = v ′ i for some j > i. Let j be the minimal such index. Starting from τ 0 , the vertices v 1 , v 2 , . . . , v i−1 , v j , v i , v i+1 , . . . , v j−1 , v j+1 , . . . , v n can be fired in that order, resulting in the same stable configuration τ n . Moreover, this sequence agrees with v ′ in the first i terms.
By induction, it follows that the sequence v ′ is an initial subsequence of a permutation of v. In particular, m ≤ n. If τ ′ m is also stable, by interchanging the roles of τ and τ ′ , we obtain that v ′ is a permutation of v. Figure 7 . The unicycle configurations resulting from the evolution of a particular unicycle on the bidirected 3-by-4 rectangular grid. By Lemma 4.9, the chip traverses each directed edge exactly once before the original unicycle is obtained. Thus the number of distinct unicycle configurations equals the number of directed edges, in this case 34. From Lemma 4.11 it follows that from any given unicycle, after some number of steps, the state will be the same but with the cycle's direction reversed. This occurs, for example, with unicycles 1 and 13.
Given a non-sink vertex v in G, the chip addition operator E v is the map on rotor configurations given by adding a chip at vertex v and iterating the rotorrouter operation until the chip moves to the sink. By Lemma 3.9 and the reasoning used in the proof of Lemma 2.5, the operators E v commute. This is the abelian property of the rotor-router model. If, rather than running the chips until they reach the sink, each chip is run for a fixed number of steps, then the abelian property fails, as the example in Figure 8 illustrates. (The proof of Lemma 3.9 requires that chips be indistinguishable, and it is not possible to run each chip for a fixed number of steps without distinguishing between them.) Despite the failure of commutativity, this way of routing chips has some interesting properties, similar to the bound given in Proposition 3.21; see work of Cooper and Spencer [CS06] . A rotor configuration ρ on G is acyclic if the rotors do not form any directed cycles. If G has a global sink, then ρ is acyclic if and only if the rotors form an oriented spanning tree rooted at the sink.
Lemma 3.10. Let G be a digraph with a global sink, and let v be a vertex of G. The chip addition operator E v is a permutation on the set of acyclic rotor configurations on G.
Proof. We first argue that applying E v to an acyclic rotor configuration yields an acyclic rotor configuration: this is proved by induction on the number of rotorrouting steps, where the induction hypothesis states that every path leads to either the sink or to the chip.
Since the set of acyclic rotor configurations is finite, it suffices to show surjectivity. Let ρ be an acyclic rotor configuration on G, add an edge e from the sink s to v to form a sink-free digraph G ′ , and assign the rotor ρ(s) = e. Then U = (s, ρ) is a unicycle on G ′ . Starting from U , we can iterate the inverse of the rotor-router operation (which by Lemma 3.4 is well-defined for unicycles) until the next time we reach a state U ′ = (s, ρ ′ ) with the chip at s. Because U ′ is a unicycle with chip at s, deleting the edge e leaves an acyclic rotor configuration ρ ′ . Observe that running the rotor-router operation from U ′ to U , upon ignoring the edge e, is equivalent to applying E v to ρ ′ and obtaining ρ.
Definition 3.11. We next describe an action of the sandpile group on acyclic rotor configurations. Given a chip configuration σ and a rotor configuration ρ on G, write σ(ρ) for the rotor configuration obtained by adding σ(v) chips at each vertex v and routing them all to the sink. By Lemma 3.9 the order of these routings is immaterial. Thus we may write σ(ρ) as
where the product symbol represents composition of the operators.
It is trivial that σ 2 (σ 1 (ρ)) = (σ 1 + σ 2 )(ρ). Since acyclic rotor configurations on G can be identified with oriented spanning trees rooted at the sink, Lemma 3.10 implies that every chip configuration σ acts as a permutation on the set of oriented spanning trees of G rooted at the sink.
Lemma 3.12. Let G be a digraph with a global sink, and let ρ be an acyclic rotor configuration on G. If the chip configurations σ 1 and σ 2 are equivalent modulo the reduced Laplacian ∆ ′ of G, then σ 1 (ρ) = σ 2 (ρ).
Proof. If σ(v) ≥ d v , and we route (for one step) d v of the chips at v, then the rotor at v makes one full turn and one chip is sent along each outgoing edge from v. By Lemma 3.9, it follows that if σ ′ is a successor to σ (that is, σ ′ is obtained from σ by firing some active vertex v), then σ(ρ) = σ ′ (ρ) for any rotor configuration ρ. Inducting, we obtain σ(ρ) = σ
• (ρ) for any rotor configuration ρ. In particular, if I is the recurrent chip configuration that represents the identity element of the sandpile group, we have
I(I(ρ)) = (I + I)(ρ) = (I + I)
• (ρ) = I(ρ)
for any rotor configuration ρ. By Lemma 3.10 the map ρ → I(ρ) is a permutation on the set of acyclic rotor configurations, so it must be the identity permutation. Now if σ 1 , σ 2 are equivalent modulo ∆ ′ , then (σ 1 + I)
• and (σ 2 + I)
• are recurrent and equivalent modulo ∆ ′ , hence equal by Lemma 2.15. Since
we conclude that σ 1 (ρ) = σ 2 (ρ).
It follows from Lemma 3.12 that the sandpile group of G acts on the set of oriented spanning trees of G rooted at the sink. Our next lemma shows that this action is transitive.
Lemma 3.13. Let G be a digraph with a global sink. For any two acyclic rotor configurations ρ and ρ ′ on G, there exists a chip configuration σ on G such that σ(ρ) = ρ ′ .
Proof. For a non-sink vertex v, let α(v) be the number of edges e such that ρ(v) < e ≤ ρ ′ (v) in the cyclic ordering of outgoing edges from v. Starting with rotor configuration ρ, and with α(v) chips at each vertex v, allow each chip to take just one step. The resulting rotor configuration is ρ ′ ; let β be the resulting chip configuration, so that α(ρ) = β(ρ ′ ), and let γ be the inverse of the corresponding element (β + I)
• of the sandpile group. By Lemma 3.12 and the fact that β + γ is equivalent to 0 modulo ∆ ′ , we have
Next we define recurrent rotor configurations on a digraph with a global sink, and show they are in bijection with oriented spanning trees.
Definition 3.14. Let G be a digraph with a global sink. Given rotor configurations ρ and ρ ′ on G, we say that ρ is reachable from ρ ′ if there is a chip configuration σ such that σ(ρ ′ ) = ρ. We say that ρ is recurrent if it is reachable from any other configuration ρ ′ .
Note that in contrast to Definition 3.2, the location of the chip plays no role in the notion of recurrent states on a digraph with global sink.
Lemma 3.15. Let G be a digraph with a global sink. A rotor configuration ρ on G is recurrent if and only if it is acyclic.
Proof. By Lemma 3.10, any configuration reachable from an acyclic configuration must be acyclic, so recurrent implies acyclic. Conversely, if ρ is acyclic and ρ ′ is any rotor configuration, the configuration 1(ρ ′ ) (where 1 denotes the configuration with one chip at each vertex) is acyclic, since the rotor at each vertex points along the edge by which a chip last exited. By Lemma 3.13 there is a chip configuration σ such that σ(1(ρ ′ )) = ρ, so ρ is reachable from ρ ′ and hence recurrent.
Just as for the sandpile model, there are several equivalent definitions of recurrence for the rotor-router model. Lemma 3.16. Let G be a digraph with a global sink s, and let ρ be a rotor configuration on G. The following are equivalent.
(1) ρ is acyclic.
(2) ρ is recurrent; that is, ρ is reachable from any rotor configuration ρ ′ . (3) If ρ ′ is reachable from ρ, then ρ is reachable from ρ ′ . (4) ρ is reachable from any rotor configuration of the form E v ρ, where v is a vertex of G. (5) Each strongly connected component of G s contains a vertex v such that ρ is reachable from E v ρ.
Proof. By Lemma 3.15 we have (1) ⇒ (2), and trivially (2) ⇒ (3) ⇒ (4) ⇒ (5). If property (5) holds, let C 1 , . . . , C ℓ be the strongly connected components of G s, and for each i, let v i ∈ C i be such that ρ is reachable from E vi ρ. Choose an integer k large enough so that if we start k chips at any v i and route them to the sink, every vertex in C i is visited at least once. Let
Then in ρ ′ , the rotor at each vertex points along the edge by which a chip last exited, so ρ ′ is acyclic. Since ρ is reachable from ρ ′ , by Lemma 3.10 it follows that ρ is acyclic. Thus (5) ⇒ (1), completing the proof.
Next we show that the action of the sandpile group on the set of oriented spanning trees of G is free.
Lemma 3.17. Let G be a digraph with a global sink, and let σ 1 and σ 2 be recurrent chip configurations on G. If there is an acyclic rotor configuration ρ of G such that σ 1 (ρ) = σ 2 (ρ), then σ 1 = σ 2 .
Proof. Let σ = σ 1 + σ 2 (recall that σ 2 is the inverse of σ 2 .) By Lemma 3.12, σ(ρ) = σ 2 (σ 1 (ρ)) = σ 2 (σ 2 (ρ)) = (σ 2 + σ 2 )(ρ) = ρ. Since σ(ρ) = ρ, after adding σ to ρ, for each vertex v, the rotor at v makes some integer number c v of full rotations. Each full rotation results in d v chips leaving v, one along each outgoing edge. Hence σ = v c v ∆ ′ v , which is in the row span of the reduced Laplacian, so σ is equivalent to 0 modulo ∆ ′ (G), and hence σ 1 = σ 2 by Lemma 2.15.
Corollary 3.18 (Matrix Tree Theorem). Let G be a digraph and v a vertex of G.
The number of oriented spanning trees of G rooted at v is equal to the determinant of the reduced Laplacian ∆ ′ (G) obtained by deleting from ∆(G) the row and column corresponding to v.
Proof. Without loss of generality we may assume the graph is loopless, since loops affect neither the graph Laplacian nor the number of spanning trees.
If v is not globally reachable, then there are no spanning trees rooted at v, and there is a set of vertices S not containing v, such that there are no edges in G from S to S c . The rows of ∆ ′ (G) corresponding to vertices in S sum to zero, so ∆ ′ (G) has determinant zero. If v is globally reachable, delete all outgoing edges from v to obtain a digraph G ′ with global sink v. Note that G and G ′ have the same reduced Laplacian, and the same set of oriented spanning trees rooted at v.
Fix an oriented spanning tree ρ of G ′ . The mapping σ → σ(ρ) from S(G ′ ) to the set of oriented spanning trees of G ′ is a surjection by Lemma 3.13 and is one-to-one by Lemma 3.17, and by Lemma 2.8,
Given a digraph G with global sink, define its rotor-router group as the subgroup of permutations of oriented spanning trees of G generated by the chip addition operators E v .
Lemma 3.19. [LL07]
The rotor-router group for a digraph G with a global sink is isomorphic to the sandpile group S(G).
Proof. The action of the sandpile group on oriented spanning trees is a homomorphism from the sandpile group S(G) onto the rotor-router group. For any two distinct sandpile group elements σ 1 and σ 2 , for any oriented spanning tree ρ (there is at least one), by Lemma 3.17 we have σ 1 (ρ) = σ 2 (ρ), so the associated rotor-router group elements are distinct, i.e., the group homomorphism is an isomorphism.
Since the number of recurrent chip configurations of G equals the number of oriented spanning trees, it is natural to ask for a bijection. Although there is no truly "natural" bijection, since in general there is no canonical spanning tree to correspond to the identity configuration, we can use the rotor-router model to define a family of bijections. Fix any oriented spanning tree ρ rooted at the sink, and associate it with the identity configuration I. For any other oriented spanning tree ρ ′ , by Lemma 3.13 there exists σ ∈ S(G) with σ(ρ) = ρ ′ ; moreover, σ is unique by Lemma 3.17. Associate σ with ρ ′ . Since this defines a surjective map from recurrent configurations to oriented spanning trees, it must be a bijection.
Remark 3.20. A variant of the rotor-router rule relaxes the cyclic ordering of edges emanating from a vertex, and merely requires one to choose some edge emanating from the current location of the chip as the new rotor-setting and move the chip along this edge. This is the branching operation introduced by Propp and studied by Athanasiadis [Ath97] . Alternatively, one can put a probability distribution on the edges emanating from each vertex, and stipulate that the new edge is to be chosen at random. This gives the tree-walk introduced by Anantharam and Tsoucas [AT89] in their proof of the Markov chain tree theorem of Leighton and Rivest [LR86] .
We conclude this section with the following result of Holroyd and Propp [HP08] , which illustrates another area of application of the rotor-router model. Note that the bound on the right side does not depend on ρ or σ.
Proof. To each edge e = (u, v) we assign a weight
Here e − is the edge preceding e in the cyclic ordering of edges emanating from u. Since h is a harmonic function on G, the sum of h(u)−h(v) over all edges e = (u, v) emanating from u is zero, so the formula wt(e) = h(u) − h(v) + wt(e − ) remains valid even when e = ρ(u). We assign weight v wt(ρ(v)) to a rotor configuration ρ, and weight h(v) to a chip located at v. By construction, the sum of rotor and chip weights in any configuration is invariant under the operation of rotating the rotor at a chip and then routing the chip. Initially, the sum of all chip weights is H(σ, Y ). After all chips have stopped, the sum of the chip weights is H ρ (σ, Y ). Their difference is thus at most the change in rotor weights, which is bounded above by the sum in (1).
Similar bounds hold even for some infinite directed graphs in which the right side of (1) is not finite. Thus rotor-routing can give estimates of hitting probabilities with very small error. See [HP08] for more details.
Eulerian Graphs
A digraph G = (E, V ) is Eulerian if it is strongly connected, and for each vertex v ∈ V the in-degree and the out-degree of v are equal. We call G an Eulerian digraph with sink if it is obtained from an Eulerian digraph by deleting all the outgoing edges from one vertex; equivalently, G has a sink and every other vertex has out-degree that is at least as large as its in-degree. An Eulerian tour of a digraph G is a cycle in G that uses each edge exactly once. Such a tour exists if and only if G is Eulerian. Note that for any connected undirected graph, the corresponding bidirected graph is Eulerian. In this section we show some results that do not hold for general digraphs, but are true for Eulerian ones. We first treat the sandpile model, and then the rotor-router model. 
If σ is recurrent, each vertex fires exactly once during the stabilization of σ + β.
Proof. By the "(4) ⇒ (1)" part of Lemma 2.17, if (σ +β) • = σ, then σ is recurrent. Conversely, suppose σ is recurrent. Label the non-sink vertices v 1 , . . . , v n−1 . Since
the configurations σ and (σ + β)
• are both recurrent and equivalent modulo ∆ ′ . By Lemma 2.15 it follows that they are equal.
Let c i be the number of times vertex v i fires during the stabilization of σ + β. Then
The rows of ∆ ′ are linearly independent, so from (2) we deduce c i = 1 for all i.
Informally, the burning algorithm can be described as follows: to determine whether σ is recurrent, first "fire the sink" to obtain the configuration σ + β. Then σ is recurrent if and only if every non-sink vertex fires in the stabilization of σ + β. In the non-Eulerian case, there is a generalization of the burning algorithm known as the script algorithm, due to Eugene Speer [Spe93] .
Let H be an induced subgraph of G not containing the sink. We say that
Proof. If σ is recurrent, there is a chip configuration α such that (δ + α)
• = σ, where δ(v) = d v . Each vertex of G fires at least once in the process of stabilizing δ + α. Given a nonempty induced subgraph H of G, let v be the vertex of H which first finishes firing. After v finishes firing, it must receive at least as many chips from its neighbors as its in-degree in H, so σ(v) is at least the in-degree of v in H. Thus H is ample for σ.
Conversely, suppose that every nonempty induced subgraph of G is ample for σ. Let β be the chip configuration defined in Lemma 4.1. Starting from σ + β, fire as many vertices as possible under the condition that each vertex be allowed to fire only once. Let H be the induced subgraph on the set of vertices that do not fire. Since each vertex v of H is unable to fire even after receiving one chip from each incoming edge whose other endpoint lies outside H, we have
Thus H is not ample and consequently must be empty. So every vertex fires once, after which we obtain the configuration σ + β −
• = σ, which implies σ is recurrent by Lemma 2.17.
Next we define a variant of chip-firing called cluster-firing (see Figure 9) , and we use Lemma 4.2 to characterize the stable states for cluster-firing. This gives rise to a notion of "superstable states" which are in some sense dual to the recurrent states.
Definition 4.3. Let G be a digraph with a global sink. Let σ be a chip configuration on G, and let A be a nonempty subset of the non-sink vertices of G. The clusterfiring of A yields the configuration
If σ ′ is nonnegative we say that the cluster A is allowed to fire. We say that σ is superstable if no cluster is allowed to fire.
Note that a cluster A may be allowed to fire even if no subset of A is allowed to fire. For example, in the first configuration in Figure 9 , a cluster of two vertices is allowed to fire even though the configuration is stable, so no single vertex is allowed to fire. One could consider an even more general operation, "multicluster-firing," in which different vertices can be fired different numbers of times, so long as at the end of the firings, each vertex has a nonnegative number of chips. However, this further-generalized firing operation does not yield anything new for Eulerian digraphs, since any multicluster-firing can be expressed as a sequence of clusterfirings: Let m denote the maximal number of times that a vertex fires in the multicluster-firing, and C j denote the set of vertices that fire at least j times in the multicluster-firing. Since the digraph is Eulerian, C m may be cluster-fired, and so by induction the sets C m , C m−1 , . . . , C 1 can be cluster-fired in that order.
Denote by δ the chip configuration δ(v) = d v in which each vertex has as many chips as outgoing edges, and by 1 the configuration with a single chip at each vertex. 
This is equivalent to d v − 1 − σ(v) < indeg A (v), i.e., the induced subgraph on A is not ample for δ − 1 − σ. By Lemma 4.2 the proof is complete.
By Lemmas 2.13 and 2.15, every equivalence class modulo ∆ ′ contains a unique recurrent configuration, so we obtain the following.
Corollary 4.5. Let G be an Eulerian digraph with sink. Every equivalence class modulo ∆ ′ (G) contains a unique superstable configuration.
As a consequence, we obtain that the cluster-firing model on Eulerian digraphs is abelian; this was proved by Paoletti [Pao07] in the bidirected case. Figure 10 . Stable sandpile (on left) and superstable sandpile (on right) of 100,000 chips, obtained by placing 100,000 chips at the origin of the integer lattice Z 2 and (super)stabilizing. The color scheme is as follows: white=0 chips, red=1 chip, green=2 chips, and blue=3 chips.
Corollary 4.6. Let G be an Eulerian digraph with sink. Let σ 0 , σ 1 , . . . , σ n be a sequence of chip configurations on G, each of which is obtained from the one before by a cluster-firing, with σ n superstable. Then any sequence of cluster-firings that starts from σ 0 and ends in a superstable configuration ends in σ n .
We call the configuration σ n in Corollary 4.6 the superstabilization of σ 0 . The following result provides a way to compute the superstabilization.
Proposition 4.7. Let σ be a chip configuration on an Eulerian digraph with sink. The superstabilization of σ is given by
• where I is the identity element of the sandpile group.
Proof. Since the configuration ζ = (δ − 1 − σ
• is reachable from the identity element, it is recurrent, hence σ * = δ − 1 − ζ is superstable by Theorem 4.4. Since σ and σ * are equivalent modulo ∆ ′ , it follows from Corollary 4.5 that σ * is the superstabilization of σ.
Our final result concerning the sandpile model on Eulerian digraphs is a theorem of Van den Heuvel [vdH01] ; see also [Tar88] . We give a shorter and more direct proof than that presented in [vdH01] . By an bidirected graph with sink s, we will mean the digraph obtained from an undirected graph by first replacing each edge by a pair of directed edges in opposite directions, and then deleting all outgoing edges from s. The effective resistance between two vertices of G is an important quantity in electrical network theory; see, e.g., [DS84] . In particular, the quantity R max appearing in the proposition below is always bounded above by the diameter of G, but for many graphs it is substantially smaller than the diameter.
Proposition 4.8. Let G be a bidirected graph with sink, and let σ be a chip configuration on G. The total number of chip moves needed to stabilize σ is at most
where m is the number of edges, |σ| is the total number of chips, and R max is the maximum effective resistance between any vertex of G and the sink.
Note that firing a vertex v consists of d v chip moves.
• be a sequence of chip configurations with σ i+1 obtained from σ i by firing a single active vertex x i . Define the weight of σ i to be
where wt(x) = E x T s is the expected time for a simple random walk started at x to hit the sink. By conditioning on the first step X 1 of the walk, we compute ∆ wt(x) = E x (E X1 T s − T s ) = −1, so firing the vertex x i decreases the total weight by d xi . Thus
By [CRR + 97], the function wt is bounded by 2mR max . Since the final weight wt(σ • ) is nonnegative, summing (3) over i we obtain that the total number of chip moves N needed to stabilize σ is at most
Next we present results about the rotor-router model specific to the Eulerian case. An example of the next lemma is illustrated in Figure 7 .
Lemma 4.9. Let G be an Eulerian digraph with m edges. Let U = (w, ρ) be a unicycle in G. If we iterate the rotor-router operation m times starting from U , the chip traverses an Eulerian tour of G, each rotor makes one full turn, and the state of the system returns to U .
Proof. Iterate the rotor-router operation starting from U until some rotor makes more than a full turn. Let it be the rotor at vertex v. During this process, v must emit the chip more than d v times. Hence if v = w, then v must also receive the chip more than d v times. Since G is Eulerian, this means that some neighboring vertex u must send the chip to v more than once. However, when the chip goes from u to v for the second time, the rotor at u has executed more than a full turn, contradicting our choice of v. Thus when the rotor at w has made a full turn, the rotors at the other sites have made at most a full turn.
We can now repeat this argument starting from the configuration obtained after the rotor at w has made a full turn. In this way, the future history of the system is divided up into segments, each of length at most m, where the chip is at w at the start of each segment. It follows that over the course of the future history of the system, the chip is at w at least d w /m of the time.
Since G is strongly connected, we may apply this same argument to every state in the future history of the system, with every vertex of G playing the role of w. As the system evolves, the chip is at v at least d v /m of the time. Since v d v /m = 1, the chip is at v exactly d v /m of the time. Hence, as the rotor at w executes a full turn, the rotors at the other sites also execute a full turn. Since every rotor makes a full turn, every edge is traversed exactly once, so the chip traverses an Eulerian tour.
We can use Lemma 4.9 to give a bijective proof of a classical result in enumerative combinatorics relating the number of Eulerian tours of an Eulerian graph G to the number of oriented spanning trees of G (see, e.g., [Sta99, Cor. 5.6 .7]).
Corollary 4.10. Let G = (V, E) be an Eulerian digraph. Fix an edge e ∈ E and let tail(e) = w. Let T (G, v) denote the number of oriented spanning trees in G rooted at w, and let ǫ(G, e) be the number of Eulerian tours in G starting with the edge e. Then ǫ(G, e) = T (G, w)
Proof. There are u∈V (d v − 1)! ways to fix cyclic orderings of the outgoing edges from each vertex. There are T (G, w) ways to choose a unicycle U = (w, ρ) with the chip at w and the rotor ρ(w) = e − , where e − is the edge preceding e in the cyclic ordering of outgoing edges from w. Given these data, we obtain from Lemma 4.9 an Eulerian tour of G starting with the edge e, namely the path traversed by the rotor-router walk in m steps.
To show that this correspondence is bijective, given an Eulerian tour starting with the edge e, cyclically order the outgoing edges from each vertex v in the order they appear in the tour. Let ρ(w) = e − and for v = w let ρ(v) be the outgoing edge from v that occurs last in the tour. Then U = (w, ρ) is a unicycle.
The following result was first announced in [PPS98] , in the case of rotorrouter walk on a square lattice.
Corollary 4.11. Let G be a bidirected planar graph with the outgoing edges at each vertex ordered clockwise. Let (w, ρ) be a unicycle on G with the cycle C oriented clockwise. After the rotor-router operation is iterated some number of times, each rotor internal to C has performed a full rotation, each rotor external to C has not moved, and each rotor on C has performed a partial rotation so that C is now oriented counter-clockwise.
Proof. Let G ′ be the graph obtained from G by deleting all vertices and edges external to C. Note that G ′ , like G, is Eulerian. Let ρ − be the rotor configuration on G ′ obtained from ρ by "regressing" each rotor whose vertex lies on C; that is, if v lies on C and ρ(v) is the edge e, let ρ(v) = e − , the edge immediately preceding e in the cyclic ordering of the edges emanating from v. Consider the unicycle U − = (w, ρ − ) on G ′ and note that it has C oriented counter-clockwise. Starting from U − and applying the rotor-router operation #C times, the chip will traverse the cycle C ′ , resulting in the state U = (w, ρ| G ′ ). By Lemma 4.9, further iteration of the rotor-router operation on G ′ returns the system to the state U − . Since the outgoing edges at each vertex are ordered clockwise, it is straightforward to see that applying the rotor-router rule to U on G ′ and to (w, ρ) on G results in the same evolution up until the time that state U − on G ′ is reached.
Lemma 4.12. Let G be an Eulerian digraph, and let G v be the Eulerian digraph with sink obtained by deleting the outgoing edges from vertex v. Then the abelian sandpile groups S(G v ) and S(G w ) corresponding to different choices of sink are isomorphic.
Proof. Recall that the sandpile group S(G v ) is isomorphic to Z n−1 /Z n−1 ∆ ′ (G); we argue that for Eulerian digraphs G it is also isomorphic to Z n /Z n ∆(G). Vectors in Z n−1 are isomorphic to vectors in Z n whose coordinates sum to 0, and modding out a vector in Z n−1 by a row of the reduced Laplacian ∆ ′ corresponds to modding out the corresponding vector in Z n by the corresponding row of the full Laplacian ∆. For Eulerian digraphs G, the last row of the full Laplacian ∆ is the negative of the sum of the remaining rows, so modding out by this extra row has no effect.
We mention one other result that applies to undirected planar graphs, due originally to Berman [Ber86, Prop. 4 .1]; see also [CR00] . 
Stacks and Cycle-Popping
Let G be a digraph with a global sink. In this section we describe a more general way to define rotor-router walk on G, using arbitrary stacks of rotors at each vertex in place of periodic rotor sequences. To each non-sink vertex v of G we assign a bi-infinite stack ρ(v) = (ρ k (v)) k∈Z of outgoing edges from v. To pop the stack, we shift it to obtain (ρ k+1 (v)) k∈Z . To reverse pop the stack, we shift it in the other direction to obtain (ρ k−1 (v)) k∈Z . The rotor-router walk can be defined in terms of stacks as follows: if the chip is at vertex v, pop the stack ρ(v), and then move the chip along the edge ρ 1 (v). We recover the ordinary rotor-router model in the case when each stack ρ(v) is a periodic sequence of period d v in which each outgoing edge from v appears once in each period.
The collection of stacks ρ = (ρ(v)), where v ranges over the non-sink vertices of G, is called a stack configuration on G. We say that ρ is infinitive if for each edge e = (v, w), and each positive integer K, there exist stack elements
with k ≥ K and k ′ ≤ −K. This condition guarantees that rotor-router walk eventually reaches the sink.
Given a stack configuration ρ, the stack elements ρ 0 (v) define a rotor configuration on G. We say that ρ is acyclic if ρ 0 contains no directed cycles. If C = {v 1 , . . . , v m } is a directed cycle in ρ 0 , define Cρ to be the stack configuration obtained by reverse popping each of the stacks ρ(v i ); we call this reverse popping the cycle C. (If C is not a directed cycle in ρ 0 , set Cρ = ρ.)
Theorem 5.1. [PW98] Let G be a digraph with a global sink, and let ρ 0 be an infinitive stack configuration on G. There exist finitely many cycles C 1 , . . . , C m such that the stack configuration
n is any sequence of cycles such that the stack configuration
If v is a non-sink vertex of G, the chip addition operator E v applied to the infinitive stack configuration ρ is the stack configuration ρ ′ obtained by adding a chip at v and performing rotor-router walk until the chip reaches the sink. The next lemma shows that these operators commute with cycle-popping.
Lemma 5.2. Let G be a digraph with a global sink, let ρ be an infinitive stack configuration on G, and let C be a directed cycle in G. Then
. . , v n = s be the path taken by a chip performing rotor-router walk from v to the sink starting with stack configuration ρ. If this path is disjoint from C, then the chip performs the same walk starting with stack configuration Cρ, and the cycle C is present in ρ ′ 0 if and only if it is present in ρ 0 , so the proof is complete.
Otherwise, choose k minimal and ℓ maximal with v k , v ℓ ∈ C. The rotor ρ ′ 0 (v ℓ ) points to a vertex not in C, so the cycle C is not present in ρ ′ 0 . Thus we must show E v (Cρ) = ρ ′ . With stack configuration Cρ, the chip will first travel the path v 0 , . . . , v k , next traverse the cycle C, and finally continue along the remainder of the path v k , . . . , v n . Thus the stack at each vertex w ∈ C is popped one more time in going from Cρ to E v (Cρ) than in going from ρ to E v ρ; the stack at each vertex w / ∈ C is popped the same number of times in both cases.
The next lemma uses cycle-popping to give a constructive proof of the injectivity of the chip addition operators E v on acyclic stack configurations. In the case of periodic rotor stacks, we gave a non-constructive proof in Lemma 3.10.
Lemma 5.3. Let G be a digraph with a global sink. Given an acyclic infinitive stack configuration ρ on G and a non-sink vertex v, there exists an acyclic infinitive stack configuration ρ ′ such that E v ρ ′ = ρ.
Proof. Let ρ 0 be the stack configuration obtained from ρ by reverse popping the stack at each of the vertices on the unique path in ρ 0 from v to the sink. A rotorrouter walk started at v with stack configuration ρ 0 will travel directly along this path to the sink, so E v ρ 0 = ρ. If ρ 0 is acyclic, the proof is complete. Otherwise, by Theorem 5.1 there are cycles C 1 , . . . , C m such that ρ ′ = C m · · · C 1 ρ 0 is acyclic. By Lemma 5.2, we have
where in the last equality we have used that ρ is acyclic.
Note that the proof shows the following: if ρ, ρ ′ are acyclic infinitive stack configurations and E v ρ ′ = ρ, then the unique path in ρ 0 from v to the sink is the loop-erasure of the path taken by rotor-router walk started at v with initial configuration ρ ′ .
Conjectures and Open Problems
In this section we discuss some natural questions about chip-firing and rotorrouting that remain unanswered. Fey-den Boer and Redig [FR07] consider aggregation in the sandpile model on Z d . In their setup, the underlying graph for the chip-firing game is the infinite undirected d-dimensional cubic lattice Z d . Start with each site containing h ≤ 2d − 2 chips. Here h may be even be taken negative, corresponding to starting with a "hole" of depth H = −h at each lattice site; that is, each site absorbs the first H chips it receives, and thereafter fires every time it receives an additional four chips. Now add n chips to the origin and stabilize. Denote by S n,H the set of sites in Z d which fired in the process of stabilization.
Theorem 6.1 ( [FR07] ). Let C(r) denote the cube of side length 2r + 1 centered at the origin in Z d . For each n there exists an integer r n such that S n,2−2d = C(r n ).
In two dimensions, Theorem 6.1 states that S n,−2 is a square. Simulations indicate that for general H ≥ −2, the limiting shape of S n,H in Z 2 may be a polygon with 4H + 12 sides. Question 6.2. In Z 2 , is the limiting shape of S n,H as n → ∞ a regular (4H + 12)-gon? Simulations indicate a regular (4H + 12)-gon with some "rounding" at the corners; it remains unclear if the rounded portions of the boundary become negligible in the limit. Even if the limiting shape is not a polygon, it would still be very interesting to establish the weaker statement that it has the dihedral symmetry D 4H+12 . The square, octagon and dodecagon corresponding to the cases H = −2, −1, 0 are illustrated in Figure 11 . Regarding Question 6.2, we should note that even the existence of a limiting shape for S n,H has not been proved in the case H > −2. On the other hand, as H → ∞ the limiting shape is a ball in all dimensions, as shown by Fey and Redig [FR07] and strengthened in [LP07b] . In the theorem below, ω d denotes the volume of the unit ball in R d , and B r denotes the discrete ball In particular, note that the ratio c 1 /c ′ 1 ↑ 1 as H ↑ ∞. For many classes of graphs, the identity element of the sandpile group has remarkable properties that are not well understood. Let I n be the identity element of the n × n grid graph G n with wired boundary; the states I n for four different values of n are pictured in Figure 4 . Comparing the pictures of I n for different values of n, one is struck by their extreme similarity. In particular, we conjecture that as n → ∞ the pictures converge in the following sense to a limiting picture on the unit square [0, 1] × [0, 1].
Conjecture 6.4. Let a n be a sequence of integers such that a n ↑ ∞ and There is a sequence a n and a function f : [0, 1] × [0, 1] → R ≥0 which is locally constant almost everywhere, such that f n → f at all continuity points of f .
Most intriguing is the apparent fractal structure in the conjectural f . Recent progress has been made toward understanding the fractal structure of the identity element of a certain orientation of the square grid; see [CPS07] .
By Lemma 4.9, the recurrent orbits of the rotor-router operation on an Eulerian digraph are extremely short: although the number of unicycles is typically exponential in the number of vertices, the orbits are all of size equal to the number of edges. One would expect that such short orbits are not the norm for general digraphs.
Question 6.5. Does there exist an infinite family of non-Eulerian strongly connected digraphs G n , such that for each n, all the unicycles of G n lie in a single orbit of the rotor-router operation?
Another question stemming from Lemma 4.9 is the following. Fix two edges e 0 and e 1 of a digraph G. Starting from a unicycle on G, record a 0 each time the chip traverses the edge e 0 , and record a 1 each time it traverses e 1 . If G is Eulerian, then Lemma 4.9 implies that the resulting sequence will simply alternate 0, 1, 0, 1, . . .. For a general digraph, the sequence is periodic, since the initial unicycle must recur; what can be said about the period?
Lastly, the articles [PDDK96] and [PPS98] contain several conjectures that are supported by both credible heuristics and computer experiments, but that have not been rigorously proved. For instance, it appears that, with random initial rotor orientations, the set of sites visited by a rotor-router walk of length n in the plane typically has diameter on the order of n 1/3 [PDDK96] (compare this with the corresponding growth rate for random walk in the plane, which is n 1/2 ).
